

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Your sear	ch matched 13 of 1	168854 do	· · · · · · · · · · · · · · · · · · ·	☑ e-mail	
» <u>View Ses</u>	sion History				
» New Search » Key		Modify Search			
		(proc	cessor <in>metadata) <and> (bus cycle<in>metadata)</in></and></in>		
IEEE JNL IEEE Journal or Magazine IEE JNL IEE Journal or Magazine		Check to search only within this results set Display Format: © Citation © Citation & Abstract			
					ieee Cnf
IEE CNF	IEE Conference Proceeding		 An easy-to-use approach for practical bus-based system design Chung-Ho Chen; Feng-Fu Lin; 		
IEEE STD	IEEE Standard	•	Computers, IEEE Transactions on Volume 48, Issue 8, Aug. 1999 Page(s):780 - 793		
			AbstractPlus References Full Text: PDF(296 KB) IEEE JNL		
		n	 Emulation techniques for microcontrollers with internal caches and multip Melear, C.; WESCON/97. Conference Proceedings 4-6 Nov. 1997 Page(s):544 - 553 	oie exe	
			AbstractPlus Full Text: PDF(696 KB) IEEE CNF		
			 T-Rex, a blade packaging architecture for mainframe servers Katopis, G.A.; Becker, W.D.; Harrer, H.H.; Advanced Packaging, IEEE Transactions on [see also Components, Packaging Technology, Part B: Advanced Packaging, IEEE Transactions on] Volume 28, Issue 1, Feb. 2005 Page(s):24 - 31 	and M	
			AbstractPlus Full Text: PDF(1216 KB) IEEE JNL		
		.	 Embedding pyramids in array processors with pipelined busses Guo, Z.; Melhem, R.G.; Application Specific Array Processors, 1990. Proceedings of the International C 5-7 Sept. 1990 Page(s):665 - 676 	onferer	
			AbstractPlus Full Text: PDF(436 KB) IEEE CNF		
			 Parallel algorithms for the medial axis transform on linear arrays with a rebus system Horng-Ren Tsai; Parallel and Distributed Systems, 2002. Proceedings. Ninth International Confertion 17-20 Dec. 2002 Page(s):123 - 128 	_	
			AbstractPlus Full Text: PDF(397 KB) IEEE CNF		
			6. A Parallel implementation of the Message-Passing Decoder of LDPC Code	se Ilein	

Reconfigurable Optical Modei

Babvey, S.; Bourgeois, A.G.; Fernandez-Zepeda, J.A.; McLaughlin, S.W.;

Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Compt First ACIS International Workshop on Self-Assembling Wireless Networks. SNPD/SAW

	International Conference on 23-25 May 2005 Page(s):288 - 293
•	AbstractPlus Full Text: PDF(136 KB)
	7. VME bus performance in multiprocessor systems Mayer, G.; Voy, D.; Particle Accelerator Conference, 1989. 'Accelerator Science and Technology'., Procee IEEE 20-23 March 1989 Page(s):1654 - 1656 vol.3
	AbstractPlus Full Text: PDE(136 KB) IEEE CNF
	 Design of 32-bit TX2 microprocessor based on TRON specifications Goto, H.; Otaguro, Y.; Utsumi, T.; Masuda, E.; Nozuyama, Y.; Mitaya, M.; TRON Project International Symposium. 1993., The 10th 1-2 Dec. 1993 Page(s):68 - 77
	AbstractPlus Full Text: PDF(740 KB) SEEE CNF
	 Memory bandwidth optimizations for wide-bus machines Alexander, M.A.; Bailey, M.W.; Childers, B.R.; Davidson, J.W.; Jinturkar, S.; System Sciences, 1993, Proceeding of the Twenty-Sixth Hawaii International Conferer Volume i, 5-8 Jan 1993 Page(s):466 - 475 vol.1
•	AbstractPlus Full Text: PDF(924 KB)
	10. Hardware/software selected cycle solution Wilson, J.; Hardware/Software Codesign, 1994., Proceedings of the Third International Workshop 22-24 Sept. 1994 Page(s):190 - 194
	AbstractPlus Full Text: PDF(304 KB) 1888 CNF
.	11. An asynchronous approach to efficient execution of programs on adaptive architered FPGAs Agarwal, L.; Wazlowski, M.; Ghosh, S.; FPGAs for Custom Computing Machines, 1994. Proceedings. IEEE Workshop on 10-13 April 1994 Page(s):101 - 110 AbstractPlus Full Text: PDE(836 KB) IEEE CNF
	12. The efficient bus arbitration scheme in SoC environment Chang Hee Pyoun; Chi Ho Lin; Hi Seok Kim; Jong Wha Chong; System-on-Chip for Real-Time Applications, 2003. Proceedings. The 3rd IEEE Interna on 30 June-2 July 2003 Page(s):311 - 315 AbstractPlus Full Text: PDE(319 KB) IEEE CNF
	13. System level power modeling and simulation of high-end industrial network-on-one Bona, A.; Zaccaria, V.; Zafalon, R.; Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings Volume 3, 16-20 Feb. 2004 Page(s):318 - 323 Vol.3 AbstractPlus Full Text: PDF(315 KB) IEEE CNF

Indexed by Inspec*

Help Contact Us Privacy &:

© Copyright 2005 IEEE --



Web Images Groups News Froogle Local more »

bus cycle, processor

Search Advanced Search
Preferences

Web

Results 1 - 10 of about 1,020,000 for bus cycle, processor. (0.42 seconds)

[РРТ] The Intel486 Processor Basic Bus Cycle

File Format: Microsoft Powerpoint 97 - View as HTML
Basic 486 Processor Read Bus Cycle. Basic 486 Processor Write Bus Cycle. References. Basic Operation of the 486 Processor ...
www.cs.umb.edu/hss/seminars/1996/dg2.ppt - Similar pages

[PPT] Homework

File Format: Microsoft Powerpoint 97 - View as HTML
On each fetch cycle, processor. Puts signal M/IO# = 1 on control bus ... Reads next instruction on data bus. 16. Fetch Cycle.
Processor ...

www.cs.umb.edu/~bobw/CS241/Lecture03.ppt - Similar pages

Sponsored Links

XP 1600+ 1.4Ghz Processor CPU

Computers & Networking at eBay www.eBay.com

Athlon XP 2800+ 2.08GHz, 512KB, 333MHz, Socket A

OEM www.pricegrabber.com

Bus Cycles

Here's the 10 minute introduction to **bus cycles**, so you can at least look ... The biggest difference is that during a Write **cycle** the **processor** drives ... www.ganssle.com/articles/abuscyc.htm - 22k - <u>Cached</u> - <u>Similar pages</u>

Tektronix MBD: TLA Family Processor and Bus Supports

TLA family processor and bus supports provide you with an easy-to-use acquisition ... This allows the TLA to acquire every bus cycle in real-time without ... www.tek.com/Measurement/logic_analyzers/index/micro/ - 9k - Cached - Similar pages

Patent 5701422: Method for ensuring cycle ordering requirements ...

3, **processor** 212 gains ownership of node **bus** 230 and initiates a read request ... A write to this line will cause a write-through **cycle** to the memory **bus**. ... www.freepatentsonline.com/5701422.html - 46k - <u>Cached</u> - <u>Similar pages</u>

Patent 5163143: Enhanced locked bus cycle control in a cache ...

a. in mode one all **processor bus** lock **cycle** signals are passed to said cache memory ... A method of controlling **processor** locked **bus cycle** operation of a ... www.freepatentsonline.com/5163143.html - 43k - <u>Cached</u> - <u>Similar pages</u> [More results from www.freepatentsonline.com]

PDP11/20

18 bit memory address; RUN - processor running; BUS - bus busy; FETCH - instruction fetch bus cycle; EXEC - instruction execute phase; 16 bit data display ... www.psych.usyd.edu.au/pdp-11/11_20.html - 5k - <u>Cached - Similar pages</u>

<u>Direct Memory Access (DMA)</u>

During any given **bus cycle**, one of the system components connected to the system **bus** ... The DMAC effectively steals **cycles** from the **processor** in order to ... www.electronics.dit.ie/staff/tscaff/DMA/dma.htm - 8k - <u>Cached</u> - <u>Similar pages</u>

Power Management Features On The Embedded Ultra Low-Power Intel486 ...


The **processor** will issue a normal HALT **bus cycle** when entering this state. ... If this occurs, the **processor** will generate a Stop Grant **bus cycle** and enter ... www.intel.com/design/intarch/papers/lp486.htm - 19k - Jun 11, 2005 - Cached - Similar pages

[PPT] Operating System

File Format: Microsoft Powerpoint 97 - View as HTML DRAM Addresses. DRAM Data Bus. Processor Clock Speed. ISA Bus. IDE Bus ... On all instruction cycle processor accesses memory at least once ... www.iub.edu.bd/soc/csc413/OS%20-s1.ppt - Similar pages

G0000000008 | c | Result Page: 1 2 3 4 5 6 7 8 9 10 | Next

Free! Get the Google Toolbar. Download Now - About Toolbar



<u>Search within results</u> | <u>Language Tools</u> | <u>Search Tips</u> | <u>Dissatisfied? Help us improve</u>

Google Home - Advertising Programs - Business Solutions - About Google

©2005 Google